



- Sketch the Finite State Machine diagram (in ASM form) given the algorithm (for  $n=8, m=4$ ). (18 pts.)
  - ✓ The process begins when  $s$  is asserted, at this moment we capture  $DA$  on register  $A$ . Then, we shift  $A$  one bit at a time. The process ends when  $A = 2^n - 1$  (i.e., when  $z=1$ ). The signal  $done$  is asserted when we finish counting.
  - ✓ As  $A$  is being shifted: we need to increase the count  $C$  every time  $a_0 = 0$ .

- Complete the timing diagram ( $n=8, m=4$ ).  $A$  is represented in hexadecimal format, while  $C$  is in binary format (12 pts.)

